Andreas Sagmeister

Angestellt, Digital Verification Engineer, NXP Semiconductors Austria GmbH

Gratkorn, Österreich

Fähigkeiten und Kenntnisse

Digital Verification
Hardware Description Languages (Verilog/VHDL)
System Verilog
Scripting languages (TCL
bash/csh)
FPGA Prototyping (design on FPGA emulation)
Presilicon verification using FPGA
Testconcepts for wafertesting
Testpattern development for wafer test
Faultsimulation (testcoverage for wafertest)
Wafertest optimization (testtime
testcoverage)
ISO14443
RFID
MIFARE

Werdegang

Berufserfahrung von Andreas Sagmeister

  • Bis heute 16 Jahre und 10 Monate, seit Sep. 2007

    Digital Verification Engineer

    NXP Semiconductors Austria GmbH

  • 2006 - 2007

    Internship, Diploma Thesis

    Infineon Technologies

    Internship, Diploma Thesis: "Cleaning-Process optimization of PECVD machines"

Ausbildung von Andreas Sagmeister

  • 2003 - 2007

    Mikrosystemtechnik

    Fachhochschule Wiener Neustadt

  • 1998 - 2003

    Elektronik

    HTBL Pinkafeld

Sprachen

  • Deutsch

    Muttersprache

  • Englisch

    Fließend

XING Mitglieder mit ähnlichen Profilangaben

Ponnu Priya P V

Senior Validation Engineer

Bangalore

Milovan Blagojevic

Senior Systems Engineer

Munich

Aravind Sathyanarayana Rao

Embedded System

Munich

Maroine CHERKAOUI

---

Germering

James Toynton

Principal Recruiter - International R&D and Semiconductors

London

Sergey Dubinin

Staff Digital Design and Verification Engineer | CSS dpt.

Austria

Alessandro Petri

Project Manager

Villach

Sandro-Diego Wölfle

Manager Product Strategy

Konstanz

Jagadeesh Krovi

Electronics Engineer (FPGA)

Freiburg

Khawaja Nabeel Imtiaz

MS Embedded Systems

Rastatt

Ing. René Pirker BSc

Physical Design Engineer

Villach

Arvind Anche

Instrumentation and Electronics

Munich

Zuhaib Ahmed Chohan

Lead R&D SW Engineer

Boeblingen

BINIL MATHEWS

---

Germany

Heenakousar Nadaf

SOC Design Engineer

Bremen

Shravan Kumar Kada

Digital Verification Engineer

Hamburg

Muhammad Ali Faizan

Digital Design and Verification Engineer

Munich

Jörg Schwemmlein

Digital IC Design Contractor/Consultant

St. Ulrich am Waasen

Naren Kesireddy

Senior Verification engineer

Bangalore

Alberto Celin

Hardware R&D

Bressanone

21 Mio. XING Mitglieder, von A bis Z

Nachname:

ABCDEFGHIJKLMNOP
QRSTUVWXYZ