Mansoor Mazhar

Angestellt, ASIC contractor, Imperial

Denver, Vereinigte Staaten

Fähigkeiten und Kenntnisse

Circuit Design
Logic Design
Memory Design
Micro-processor Design
Layout Design
SoC Verification
Technical Lead
Silicon Debug
Mentor
Planner
Physical Design

Werdegang

Berufserfahrung von Mansoor Mazhar

  • Bis heute 4 Jahre und 5 Monate, seit Feb. 2020

    ASIC contractor

    Imperial

    Design of ASICs on space and space flight hardware.

  • 10 Monate, Mai 2019 - Feb. 2020

    DFT/Physical Design Engineer

    Sintegra

    Design and verification of DFT circuits on an ASIC for TPU edge machine learning at Google

  • 1 Jahr und 3 Monate, Feb. 2018 - Apr. 2019

    Sr. Design Engineer

    Teledyne

  • 1 Jahr und 10 Monate, Mai 2016 - Feb. 2018

    Circuit ASIC Design Engineer

    Lockheed Martin Corporation

  • 1 Jahr und 5 Monate, Jan. 2016 - Mai 2017

    Engineer IV

    Qualcomm

  • 9 Monate, Mai 2015 - Jan. 2016

    Component Design Engineer

    Intel Corporation

  • 4 Monate, Jan. 2015 - Apr. 2015

    Physical Design Engineer IV

    Intel Corporation

  • 8 Monate, Juni 2014 - Jan. 2015

    Physical Design Engineer

    Qualcomm Inc.

    Low power,multi voltage and multi clock Physical Design of SOC chips

  • 1 Jahr und 8 Monate, Juli 2012 - Feb. 2014

    Sr Electrical Engineer II

    Raytheon Company

    Physical Design and RTL Design/verification of Infra red camera chips

  • 1 Jahr und 5 Monate, Feb. 2011 - Juni 2012

    Physical Design Engineer

    Hewlett Packard

    Circuit,Physical and DFT Design/Verification on VLSI chips.

  • 1 Jahr und 5 Monate, Okt. 2009 - Feb. 2011

    Memory Design Engineer

    Ramtron International Corporation

    Design of NV FRAM memories.

  • 7 Monate, Juli 2008 - Jan. 2009

    Advisory Circuit Design Engineer

    IBM

    Technical Lead and individual contributor for the design of circuits and layouts on mixed-signal blocks.

  • 5 Jahre und 6 Monate, Aug. 2002 - Jan. 2008

    Senior Memory Design Engineer

    ARM Inc.

    Design of SRAM/ROM memories. Supervision of layout resources.Mentoring of other engineers.Scheduling of design and verification tasks.

  • 4 Jahre und 10 Monate, Juli 1997 - Apr. 2002

    Component Design Engineer

    INTEL Corporation

    Design of Circuits and Layouts on microprocessors.Supervision of Layout resources.Silicon Debug

Ausbildung von Mansoor Mazhar

  • 1 Jahr und 10 Monate, Aug. 1995 - Mai 1997

    Electrical Engineering

    University of Southern California

    VLSI Design (Digital and Mixed-signal),Logic Design,Process fabrication,

Sprachen

  • Englisch

    -

Interessen

New Technology
Cricket(sport)
Roller Skating
swimming
bowling
soft ball
volley ball.

21 Mio. XING Mitglieder, von A bis Z